

### **General Description**

The MAX9787 combines a stereo, 2.2W audio power amplifier with an analog volume control in a single device. A high 90dB PSRR and low 0.01% THD+N ensures clean, low-distortion amplification of the audio signal.

The analog volume control can be driven with a potentiometer, an RC-filtered PWM source, or a DAC output. A BEEP input allows the addition of alert signals from the controller to the audio path.

Industry-leading, click-and-pop suppression eliminates audible transients during power and shutdown cycles. Other features include single-supply voltage, a shutdown mode, logic-selectable gain, thermal-overload, and output short-circuit protection.

The MAX9787 is offered in a space-saving, thermally efficient, 28-pin thin QFN (5mm x 5mm x 0.8mm) package, and is specified over the extended -40°C to +85°C temperature range.

### **Applications**

Notebook PCs Flat-Panel TVs Tablet PCs PC Displays

Portable DVD Players LCD Projectors Multimedia Monitors

### **Features**

- ♦ Class AB, 2.2W, Stereo BTL Speaker Amplifiers
- **♦ Analog Volume Control**
- ♦ BEEP Input with Glitch Filter
- **♦** 5V Single-Supply Operation
- ♦ High 90dB PSRR
- **♦ Low-Power Shutdown Mode**
- ♦ Industry-Leading Click-and-Pop Suppression
- ♦ Low 0.01% THD+N at 1kHz
- ♦ Short-Circuit and Thermal Protection
- ♦ Selectable-Gain Settings
- ♦ Space-Saving 28-Pin TQFN (5mm x 5mm x 0.8mm)

### **Ordering Information**


PART	PIN-PACKAGE	PKG CODE		
MAX9787ETI+	28 TQFN-EP*	T2855N-1		

**Note:** This device is specified for over -40°C to +85°C operating temperature range.

### Typical Operating Circuit

# +5V MIXIMI MAX9787 **VOLUME**

### **Pin Configuration**



MIXIM

Maxim Integrated Products 1

<sup>+</sup>Denotes lead-free package.

<sup>\*</sup>EP = Exposed pad.

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (V <sub>DD</sub> , PV <sub>DD</sub> , CPV <sub>DD</sub> t	
CPVss, C1N, Vss to GND	
Any Other Pin	0.3V to $(V_{DD} + 0.3V)$
Duration of OUT_ Short Circuit to GN	D or PV <sub>DD</sub> Continuous
Duration of OUT_+ Short Circuit to O	UTContinuous
Continuous Current (PVDD, OUT_, PC	3ND)1.7A
Continuous Current (CPV <sub>DD</sub> , C1N, C	1P, CPV <sub>SS</sub> , V <sub>SS</sub> )850mA

Continuous Input Current (all other pins)	±20mA
Continuous Power Dissipation $(T_A = +70^{\circ}C)$	
28-Pin Thin QFN (derate 23.8mW/°C above +70°C)	1.9W
Junction Temperature	+150°C
Operating Temperature Range40°C	to +85°C
Storage Temperature Range65°C to	o +150°C
Lead Temperature (soldering, 10s)	+300°C
· · · · · · · · · · · · · · · · · · ·	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = PV_{DD} = CPV_{DD} = 5V, GND = PGND = CPGND = 0V, \overline{SHDN} = V_{DD}, C_{BIAS} = 1\mu F, C1 = C2 = 1\mu F, speaker load terminated between OUT_+ and OUT_-, GAIN1 = GAIN2 = VOL = 0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$ 

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	
GENERAL				•			•
Supply Voltage Range	V <sub>DD</sub> , PV <sub>DD</sub>	Inferred from PS	Inferred from PSRR test			5.5	V
Quiescent Supply Current	I <sub>DD</sub>				14	29	mA
Shutdown Supply Current	ISHDN	SHDN = GND			0.2	5	μΑ
Bias Voltage	V <sub>BIAS</sub>			1.7	1.8	1.9	V
Switching Time	tsw	Gain or input sw	vitching		10		μs
Input Resistance	R <sub>IN</sub>	Amplifier inputs	(Note 2)	10	20	30	kΩ
Turn-On Time	tson						ms
Output Offset Voltage	Vos	Measured between TA = +25°C		±0.4	±6	mV	
		$PV_{DD}$ or $V_{DD} =$	75	90			
Power-Supply Rejection Ratio (Note 3)	PSRR	f = 1kHz, V <sub>RIPPI</sub>		80		dB	
(Note 3)		f = 10kHz, V <sub>RIP</sub>		55			
		THD+N = 1%,	$R_L = 8\Omega$	0.65	0.8		
Output Power (Note 4)	Pout	f = 1kHz,	$R_L = 4\Omega$	1.2	1.5		W
		$T_A = +25$ °C	$R_L = 3\Omega$		2.2		
Total Harmonic Distortion Plus $R_L = 8\Omega$ , $P_{OUT} = 500$ mW, $f = 1$ kHz			0.01		%		
Noise	THD+N	$R_L = 4\Omega$ , $P_{OUT}$		0.02		70	

### **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{DD} = PV_{DD} = CPV_{DD} = 5V, \ GND = PGND = CPGND = 0V, \ \overline{SHDN} = V_{DD}, \ C_{BIAS} = 1\mu F, \ C1 = C2 = 1\mu F, \ speaker load terminated between OUT_+ and OUT_-, GAIN1 = GAIN2 = VOL = 0V, \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Signal-to-Noise Ratio	SNR	$R_L = 8\Omega$ , $P_{OUT} = 500$ mW, $BW = 22$ Hz to $22$ KHz		90		dB
Noise	Vn	BW = 22Hz to 22kHz, A-weighted		80		μV <sub>RMS</sub>
Capacitive-Load Drive	CL	No sustained oscillations		200		рF
Crosstalk		L to R, R to L, f = 10kHz		75		dB
Slew Rate	SR			1.4		V/µs
		GAIN1 = 0, GAIN2 = 0		6		
Cain (Maying up Valuma Catting)	A	GAIN1 = 1, GAIN2 = 0		7.5		dB
Gain (Maximum Volume Setting)	AVMAX(SPKR)	GAIN1 = 0, GAIN2 = 1		9		ub -
		GAIN1 = 1, GAIN2 = 1	10.5			
CHARGE PUMP						
Charge-Pump Frequency	fosc		500	550	600	kHz
VOLUME CONTROL						
VOL Input Impedance	Rvol			100		MΩ
VOL Input Hysteresis				10		mV
Full-Mute Input Voltage		(Note 5)		4.29		V
Channel Matching		$A_V = -25 dB \text{ to } +13.5 dB$		±0.2		dB
BEEP INPUT						
Beep Signal Minimum Amplitude	VBEEP	$R_B = 33k\Omega$ (Note 6)	0.3			V <sub>P-P</sub>
Beep Signal Minimum Frequency	fBEEP		300			Hz
LOGIC INPUT (SHDN, GAIN1, GA	AIN2, VOL)					
Logic Input High Voltage	VIH		2			V
Logic Input Low Voltage	V <sub>IL</sub>				0.8	V
Logic Input Current	I <sub>IN</sub>				±1	μΑ


- Note 1: All devices are 100% production tested at room temperature. All temperature limits are guaranteed by design.
- Note 2: Guaranteed by design. Not production tested.
- **Note 3:** PSRR is specified with the amplifier input connected to GND through C<sub>IN</sub>.
- Note 4: Output power levels are measured with the thin QFN's exposed paddle soldered to the ground plane.
- Note 5: See Table 3 for details of the mute levels.
- Note 6: The value of RB dictates the minimum beep signal amplitude (see the BEEP Input section).

### Typical Operating Characteristics


(Measurement BW = 22Hz to 22kHz, T<sub>A</sub> = +25°C, unless otherwise noted.)









**TOTAL HARMONIC DISTORTION PLUS NOISE** vs. OUTPUT POWER




TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER




**TOTAL HARMONIC DISTORTION PLUS NOISE** vs. OUTPUT POWER



**OUTPUT POWER** vs. LOAD RESISTANCE




### **POWER DISSIPATION vs. OUTPUT POWER**




### Typical Operating Characteristics (continued)

(Measurement BW = 22Hz to 22kHz,  $T_A = +25$ °C, unless otherwise noted.)


#### POWER-SUPPLY REJECTION RATIO vs. Frequency




#### **CROSSTALK vs. FREQUENCY**




#### **TURN-ON RESPONSE**




#### **TURN-OFF RESPONSE**



### SUPPLY CURRENT vs. SUPPLY VOLTAGE



### SHUTDOWN SUPPLY CURRENT



### Pin Description

PIN	NAME	FUNCTION
1	INL	Left-Channel Audio Input
2	BEEP	Audible Alert Beep Input
3, 19	PGND	Power Ground
4	OUTL+	Left-Channel Positive Speaker Output
5	OUTL-	Left-Channel Negative Speaker Output
6, 15, 16	PV <sub>DD</sub>	Speaker Amplifier Power Supply
7	CPV <sub>DD</sub>	Charge-Pump Power Supply
8	C1P	Charge-Pump Flying-Capacitor Positive Terminal
9	CPGND	Charge-Pump Ground
10	C1N	Charge-Pump Flying-Capacitor Negative Terminal
11	CPV <sub>SS</sub>	Charge-Pump Output. Connect to VSS.
12	V <sub>SS</sub>	Amplifier Negative Power Supply
13, 14	N.C.	No Connection. Not internally connected.
17	OUTR-	Right-Channel Negative Speaker Output
18	OUTR+	Right-Channel Positive Speaker Output
20, 26	GND	Ground
21	BIAS	Common-Mode Bias Voltage. Bypass with a 1µF capacitor to GND.
22	SHDN	Shutdown. Drive SHDN low to disable the device. Connect SHDN to VDD for normal operation.
23	GAIN2	Gain Control Input 2
24	GAIN1	Gain Control Input 1
25	V <sub>DD</sub>	Power Supply
27	INR	Right-Channel Audio Input
28	VOL	Analog Volume Control Input
EP	EP	Exposed Pad. Connect to GND.

### Detailed Description

The MAX9787 combines a 2.2W bridge-tied load speaker amplifier and an analog volume control, BEEP input, and four-level gain control. The MAX9787 features high 90dB, low 0.01% THD+N, industry-leading click-pop performance, and a low-power shutdown mode.

Each signal path consists of an input amplifier that sets the gain of the signal path, and feeds the speaker amplifier (Figure 1). The speaker amplifier uses a BTL architecture, doubling the voltage drive to the speakers and eliminating the need for DC-blocking capacitors. The output consists of two signals, identical in magnitude, but 180° out of phase.

An analog volume control varies the gain of the amplifiers based on the DC voltage applied at VOL. An undervoltage lockout prevents operation from an insufficient power supply. Click-and-pop suppression eliminates audible transients on startup and shutdown. The amplifiers include thermal-overload and short-circuit protection. An additional feature of the speaker amplifiers is that there is no phase inversion from input to output.

### Charge Pump

The MAX9787 features a low-noise charge pump. The 550kHz switching frequency is well beyond the audio range, and does not interfere with the audio signals. The switch drivers feature a controlled switching speed that minimizes noise generated by turn-on and turn-off transients. Limiting the switching speed of the charge pump minimizes the di/dt noise caused by the parasitic bond wire and trace inductance. Although not typically




Figure 1. MAX9787 Signal Path

required, additional high-frequency ripple attenuation can be achieved by increasing the size of C2 (see the *Typical Operating Circuit*).

### BIAS

The MAX9787 features an internally generated, powersupply independent, common-mode bias voltage of 1.8V referenced to GND. BIAS provides both click-and-pop suppression and sets the DC bias level for the amplifiers. Choose the value of the bypass capacitor as described in the *BIAS Capacitor* section. No external load should be applied to BIAS. Any load lowers the BIAS voltage, affecting the overall performance of the device.

#### **Gain Selection**

The GAIN1 and GAIN2 inputs set the maximum gain of the speaker and amplifiers (Table 1). The gain of the device can vary based upon the voltage at VOL (see the *Analog Volume Control (VOL)* section). However, the maximum gain cannot be exceeded.

### **Analog Volume Control (VOL)**

An analog volume control varies the gain of the device in 31 discrete steps based upon the DC voltage applied to VOL. The input range of V<sub>VOL</sub> is from 0 (full volume) to 0.858 x PV<sub>DD</sub> (full mute), with example step sizes shown in Table 2. Connect the reference of the device driving VOL (Figure 2) to PV<sub>DD</sub>. Since the volume control ADC is ratiometric to PV<sub>DD</sub>, any changes in

Table 1. Gain Settings

GAIN2	GAIN1	SPEAKER MODE GAIN (dB)
0	0	6
0	1	7.5
1	0	9
1	1	10.5




Figure 2. Volume Control Circuit

**Table 2. Volume Levels** 

	VVOL (V)		SPEAKER MODE GAIN (dB)						
VMIN*	VTYP*	VMAX*	GAIN1 = 0, GAIN2 = 0	GAIN1 = 1, GAIN2 = 0	GAIN1 = 0, GAIN2 = 1	GAIN1 = 1, GAIN2 = 1			
0	0.370	0.742	6	7.5	9	10.5			
0.742	0.800	0.860	5	7	8.5	10			
0.860	0.915	0.977	4	6	8	9.5			
0.977	1.035	1.094	3	5	7.5	9			
1.094	1.150	1.211	1	4	7	8.5			
1.211	1.265	1.328	-1	3	6	8			
1.328	1.385	1.446	-3	1	5	7.5			
1.446	1.500	1.563	-5	-1	4	7			
1.563	1.620	1.680	-7	-3	3	6			
1.680	1.735	1.797	-9	-5	1	5			
1.797	1.855	1.914	-11	-7	-1	4			
1.914	1.970	2.032	-13	-9	-3	3			
2.032	2.090	2.149	-15	-11	-5	1			
2.149	2.205	2.266	-17	-13	-7	-1			
2.266	2.320	2.383	-19	-15	-9	-3			
2.383	2.440	2.500	-21	-17	-11	-5			
2.500	2.555	2.617	-23	-19	-13	-7			
2.617	2.675	2.735	-25	-21	-15	-9			
2.735	2.790	2.852	-27	-23	-17	-11			
2.852	2.910	2.969	-29	-25	-9	-13			
2.969	3.025	3.086	-31	-27	-21	-15			
3.086	3.140	3.203	-33	-29	-23	-17			
3.203	3.260	3.321	-35	-31	-2	-19			
3.321	3.375	3.438	-37	-3	-27	-21			
3.438	3.495	3.555	-41	-35	-29	-23			
3.555	3.610	3.672	-45	-37	-31	-25			
3.672	3.730	3.789	-48	-41	-33	-27			
3.789	3.845	3.907	-53	-45	-35	-29			
3.907	3.965	4.024	-57	-49	-37	-31			
4.024	4.080	4.141	-61	-53	-41	-33			
4.141	4.195	4.258	-65	-57	-45	-35			
4.258	4.290	5.000	MUTE	MUTE	MUTE	MUTE			

<sup>\*</sup>Based on  $PV_{DD} = 5V$ 

PV<sub>DD</sub> are negated. The gain step sizes are not constant; the step sizes are 0.5dB/step at the upper extreme, 2dB/step in the midrange, and 4dB/step at the lower extreme. Figure 3 shows the transfer function of the volume control for a 5V supply.

### **BEEP Input**

An audible alert beep input (BEEP) accepts a mono system alert signal and mixes it into the stereo audio path. When the amplitude of VBEEP(OUT) exceeds 800mVP-P (Figure 4) and the frequency of the beep signal is greater than 400Hz, the beep signal is mixed into the active audio path (speaker or headphone). If the signal at VBEEP(OUT) is either < 800mVP-P or <400Hz, the BEEP signal is not mixed into the audio path. The amplitude of the BEEP signal at the device output is




Figure 3. Volume Control Transfer Function

roughly the amplitude of VBEEP(OUT) times the gain of the selected signal path.

The input resistor (RB) sets the gain of the BEEP input amplifier, and thus the amplitude of VBEEP(OUT). Choose RB based on:

$$R_B \leq \frac{V_{IN} \times R_{INT}}{0.3}$$

where  $R_{INT}$  is the value of the BEEP amplifier feedback resistor (47k $\Omega$ ) and  $V_{IN}$  is the BEEP input amplitude. Note that the BEEP amplifier can be set up as either an attenuator, if the original alert signal amplitude is too large, or set to gain up the alert signal if it is below 800mV<sub>P-P</sub>. AC-couple the alert signal to BEEP. Choose the value of the coupling capacitor as described in the *Input Filtering* section. Multiple beep inputs can be summed (Figure 4).

#### Shutdown

The MAX9787 features a  $0.2\mu A$ , low-power shutdown mode that reduces quiescent <u>current</u> consumption and extends battery life. Driving  $\overline{SHDN}$  low disables the drive amplifiers, bias circuitry, and charge pump, and drives BIAS and all outputs to GND. Connect  $\overline{SHDN}$  to  $V_{DD}$  for normal operation.

### **Click-and-Pop Suppression**

The MAX9787 speaker amplifiers feature Maxim's comprehensive, industry-leading click-and-pop suppression. During startup, the click-and-pop suppression circuitry eliminates any audible transient sources internal to the device. When entering shutdown, both amplifier outputs ramp to GND quickly and simultaneously.




Figure 4. Beep Input

### Applications Information

### **BTL Speaker Amplifiers**

The MAX9787 features speaker amplifiers designed to drive a load differentially, a configuration referred to as bridge-tied load (BTL). The BTL configuration (Figure 5) offers advantages over the single-ended configuration, where one side of the load is connected to ground. Driving the load differentially doubles the output voltage compared to a single-ended amplifier under similar conditions. Thus, the device's differential gain is twice the closed-loop gain of the input amplifier. The effective gain is given by:

$$A_{VD} = 2 \times \frac{R_F}{R_{IN}}$$

Substituting 2 x  $V_{OUT(P-P)}$  into the following equation yields four times the output power due to double the output voltage:

$$V_{RMS} = \frac{V_{OUT(P-P)}}{2\sqrt{2}}$$
 
$$P_{OUT} = \frac{V_{RMS}^2}{R_L}$$

Since the differential outputs are biased at midsupply, there is no net DC voltage across the load. This eliminates the need for DC-blocking capacitors required for single-ended amplifiers. These capacitors can be large and expensive, can consume board space, and can degrade low-frequency performance.




Figure 5. Bridge-Tied Load Configuration

### **Power Dissipation and Heat Sinking**

Under normal operating conditions, the MAX9787 can dissipate a significant amount of power. The maximum power dissipation for each package is given in the *Absolute Maximum Ratings* under Continuous Power Dissipation, or can be calculated by the following equation:

$$P_{\text{DISSPKG}(MAX)} = \frac{T_{\text{J}(MAX)} - T_{\text{A}}}{\theta_{\text{JA}}}$$

where  $T_{J(MAX)}$  is +150°C,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the reciprocal of the derating factor in °C/W as specified in the *Absolute Maximum Ratings* section. For example,  $\theta_{JA}$  of the TQFN package is +42°C/W. For optimum power dissipation, the exposed paddle of the package should be connected to the ground plane (see the *Layout and Grounding* section).

For  $8\Omega$  applications, the worst-case power dissipation occurs when the output power is 1.1W/channel, resulting in a power dissipation of about 1W. In this case, the TQFN packages can be used without violating the maximum power dissipation or exceeding the thermal protection threshold.

#### **Output Power**

The increase in power delivered by the BTL configuration directly results in an increase in internal power dissipation over the single-ended configuration.

If the power dissipation for a given application exceeds the maximum allowed for a given package, either reduce V<sub>DD</sub>, increase load impedance, decrease the ambient temperature, or add heatsinking to the device. Large output, supply, and ground PCB traces improve the maximum power dissipation in the package.




Figure 6. Total Harmonic Distortion Plus Noise vs. Output Power with Inputs In/Out of Phase

**Table 3. Suggested Capacitor Manufacturers** 

SUPPLIER	SUPPLIER PHONE		WEBSITE
Taiyo Yuden	800-348-2496	847-925-0899	www.t-yuden.com
TDK	807-803-6100	847-390-4405	www.component.tdk.com

Thermal-overload protection limits total power dissipation in these devices. When the junction temperature exceeds +160°C, the thermal-protection circuitry disables the amplifier output stage. The amplifiers are enabled once the junction temperature cools by 15°C. This results in a pulsing output under continuous thermal-overload conditions as the device heats and cools.

### **Power Supplies**

The MAX9787 speaker amplifiers are powered from PV<sub>DD</sub>. PV<sub>DD</sub> ranges from 4.5V to 5.5V. V<sub>SS</sub> is the negative supply of the amplifiers. Connect V<sub>SS</sub> to CPV<sub>SS</sub>. The charge pump is powered by CPV<sub>DD</sub>. CPV<sub>DD</sub> should be the same potential as PV<sub>DD</sub>. The charge pump inverts the voltage at CPV<sub>DD</sub>, and the resulting voltage appears at CPV<sub>SS</sub>. The remainder of the device is powered by V<sub>DD</sub>.

### **Component Selection**

#### Input Filterina

The input capacitor (C<sub>IN</sub>), in conjunction with the amplifier input resistance (R<sub>IN</sub>), forms a highpass filter that removes the DC bias from an incoming signal (see the *Typical Operating Circuit*). The AC-coupling capacitor allows the amplifier to bias the signal to an optimum DC level. Assuming zero source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$

 $R_{\text{IN}}$  is the amplifier's internal input resistance value given in the <code>Electrical Characteristics</code>. Choose  $C_{\text{IN}}$  such that  $f_{\text{-}3dB}$  is well below the lowest frequency of interest. Setting  $f_{\text{-}3dB}$  too high affects the amplifier's low-frequency response. Use capacitors with low-voltage coefficient dielectrics, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, may result in increased distortion at low frequencies.

### **BIAS Capacitor**

BIAS is the output of the internally generated DC bias voltage. The BIAS bypass capacitor,  $C_{BIAS}$ , improves PSRR and THD+N by reducing power supply and other noise sources at the common-mode bias node, and also generates the clickless/popless, startup/shutdown DC bias waveforms for the speaker amplifiers. Bypass BIAS with a 1µF capacitor to GND.

#### Charge-Pump Capacitor Selection

Use capacitors with an ESR less than  $100m\Omega$  for optimum performance. Low-ESR ceramic capacitors minimize the output resistance of the charge pump. For best performance over the extended temperature range, select capacitors with an X7R dielectric. Table 4 lists suggested manufacturers.

#### Flying Capacitor (C1)

The value of the flying capacitor (C1) affects the load regulation and output resistance of the charge pump. A C1 value that is too small degrades the device's ability to provide sufficient current drive, which leads to a loss of output voltage. Increasing the value of C1 improves load regulation and reduces the charge-pump output resistance to an extent. See the Output Power vs. Load Resistance graph in the *Typical Operating Characteristics*. Above 2.2µF, the on-resistance of the switches and the ESR of C1 and C2 dominate.

### **Output Capacitor (C2)**

The output capacitor value and ESR directly affect the ripple at CPV<sub>SS</sub>. Increasing the value of C2 reduces output ripple. Likewise, decreasing the ESR of C2 reduces both ripple and output resistance. Lower capacitance values can be used in systems with low maximum output power levels. See the Output Power vs. Load Resistance graph in the *Typical Operating Characteristics*.

### **CPV<sub>DD</sub> Bypass Capacitor**

The  $CPV_{DD}$  bypass capacitor (C3) lowers the output impedance of the power supply and reduces the impact of the MAX9787's charge-pump switching transients. Bypass  $CPV_{DD}$  with C3, the same value as C1, and place it physically close to the  $CPV_{DD}$  and PGND (refer to the MAX9750 Evaluation Kit for a suggested layout).

### Powering Other Circuits from a Negative Supply

An additional benefit of the MAX9787 is the internally generated negative supply voltage (CPVSS). CPVSS provides the negative supply for the amplifiers. It can also be used to power other devices within a design. Current draw from CPVSS should be limited to 5mA; exceeding this affects the operation of the amplifier. A typical application is a negative supply to adjust the contrast of LCD modules.

When considering the use of  $CPV_{SS}$  in this manner, note that the charge-pump voltage of  $CPV_{SS}$  is roughly proportional to  $PV_{DD}$  and is not a regulated voltage. The charge-pump output impedance plot appears in the *Typical Operating Characteristics*.

### **Layout and Grounding**

Proper layout and grounding are essential for optimum performance. Use large traces for the power-supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance, as well as route head away from the device. Good grounding improves audio performance, minimizes crosstalk between channels, and prevents any switching noise from coupling into the

audio signal. Connect CPGND, PGND, and GND together at a single point on the PCB. Route CPGND and all traces that carry switching transients away from GND, PGND, and the traces and components in the audio signal path.

Connect all components associated with the charge pump (C2 and C3) to the CPGND plane. Connect  $V_{SS}$  and CPV $_{SS}$  together at the device. Place the charge-pump capacitors (C1, C2, and C3) as close to the device as possible. Bypass  $PV_{DD}$  with a  $0.1\mu F$  capacitor to GND. Place the bypass capacitors as close to the device as possible.

Use large, low-resistance output traces. As load impedance decreases, the current drawn from the device outputs increase. At higher current, the resistance of the output traces decrease the power delivered to the load. For example, when compared to a  $0\Omega$  trace, a  $100\text{m}\Omega$  trace reduces the power delivered to a  $4\Omega$  load from 2.1W to 2W. Large output, supply, and GND traces also improve the power dissipation of the device.


The MAX9787 thin QFN features and exposed thermal pad on its underside. This pad lowers the package's thermal resistance by providing a direct heat conduction path from the die to the PCB. Connect the exposed thermal pad to GND by using a large pad and multiple vias to the GND plane.

Chip Information

TRANSISTOR COUNT: 9591


PROCESS: BICMOS

Block Diagram



### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

	COMMON DIMENSIONS														
PKG.	16	L 5	×5	2	OL 5	i×5	2	BL 5	5×5	3	2L 5	5×5	40L 5×5		
SYMBOL	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A2	0.2	20 RE	F.	0.7	20 RE	F.	0.2	20 RE	F.	0.2	20 RE	F.	0.20 REF.		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
Ε	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5,00	5.10	4.90	5.00	5.10
e	0.	80 B	SC.	Q.	65 B	SC.	0.50 BSC.		0.50 BSC.		0.40 BSC.				
k	0.25	-	-	0.25	-	ı	0.25	_	_	0.25	ı	-	0.25	ı	-
L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50
N		16			20		28		32		40				
ND		4		5			7		8		10				
NE		4			5		7		8		10				
JEDEC		<b>VHHB</b>		1	WHHC		\ \	/HHD-	-1	W	/HHD-	2			

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- 1 THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED, THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- △ DIMENSION № APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR
- T2855-3, T2855-6, T4055-1 AND T4055-2.
- √D VARPAGE SHALL NOT EXCEED 0.10 mm.
- 11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05.
- 14. ALL DIMENSIONS APPLY TO BOTH LEADED AND PHFREE PARTS.

-DRAWING NOT TO SCALE-

EXPOSED PAD VARIATIONS								
PKG.		D2		E2				
CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.		
T1655-2	3.00	3.10	3.20	3.00	3.10	3.20		
T1655-3	3.00	3.10	3.20	3.00	3.10	3.20		
T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20		
T2055-3	3.00	3.10	3.20	3.00	3.10	3.20		
T2055-4	3.00	3.10	3.20	3.00	3.10	3.20		
T2055-5	3.15	3.25	3.35	3.15	3.25	3.35		
T2055MN-5	3.15	3.25	3.35	3.15	3.25	3.35		
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35		
T2955-4	2.60	2.70	2.80	2.60	2,70	2.80		
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80		
T2955-6	3.15	3.25	3.35	3.15	3.25	3.35		
T2855-7	2.60	2.70	2.80	2.60	2.70	2.90		
T2955-8	3.15	3.25	3.35	3.15	3.25	3.35		
T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35		
T3255-3	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-4	3.00	3.10	3.20	3.00	3.10	3.20		
T3255M-4	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-5	3.00	3.10	3,20	3.00	3.10	3.20		
T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20		
T4055-1	3.40	3.50	3.60	3.40	3.50	3.60		
T4055-2	3,40	3.50	3.60	3,40	3.50	3.60		
T4055MN-1	3.40	3.50	3.60	3.40	3.50	3.60		



PACKAGE DUTLINE,

16,20,28,32,40L THIN QFN, 5x5x0.80mm

DOCUMENT CONTROL NO. 21-0140

### **Revision History**

Pages changed at Rev 1: 1, 7, 10, 12, 15

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.